We present electrical data of silicon single electron devices fabricated with CMOS techniques and protocols. The easily tuned devices show clean Coulomb diamonds at T = 30 mK and charge offset drift of 0.01 e over eight days. In addition, the devices exhibit robust transistor characteristics including uniformity within about 0.5 V in the threshold voltage, gate resistances greater than 10 GΩ, and immunity to dielectric breakdown in electric fields as high as 4 MV/cm. These results highlight the benefits in device performance of a fully CMOS process for single electron device fabrication.
I. INTRODUCTION AND MOTIVATION

Single electron tunneling (SET) devices
1 are promising candidates for a wide variety of nanoelectronics applications, such as sensitive electrometers 2 , thermometers 3 , electron pumps and turnstiles for current standards 4, 5 , and quantum bits for quantum information processing [6] [7] [8] . In recent years, silicon has drawn a lot of attention as a candidate for practical SET devices for several reasons. These advantages include compatibility with complementary metal-oxide-semiconductor (CMOS) processing, good electrostatic control of the tunnel barriers 9 , greater device stability as demonstrated by a lack of charge offset drift [10] [11] [12] , and a relative lack of nuclear spins, an important source of decoherence in spinbased quantum information applications 13 . However, to become truly viable in any of these applications, devices must be fabricated which overcome the device to device variations and low yield associated with the single device processing typical of small-scale research programs. Although, at the single device level, the gate voltage variation from one device to another may not be an important parameter, uniform device operation becomes crucial when trying to operate several SET devices simultaneously, e.g., in the large scale integration of SET devices. The choice of device architecture can also impact the integrability of devices. For example, gate to gate variations in an architecture where more than one gate 7,14 controls a single tunnel barrier can make finding the desired operating point a laborious iterative process.
In this paper we demonstrate robust behavior and good unformity of easily-tuned, fully CMOS single electron devices, which contain only silicon, thermally-grown silicon dioxide (SiO 2 ) and phorphorous-doped polycrystalline silicon (poly-Si) in the active device region. The a) Author to whom correspondence should be addressed. Electronic mail: michael.d.stewart@nist.gov motivation for a fully CMOS approach to fabrication is twofold: 1) to minimize the number of impurities and defects near the active device region and 2) to avoid the instabilities associated with metallic oxides and, in particular, aluminum oxide. In this way, we avail ourselves of the best opportunity to fabricate uniform, robust devices. Below, we will discuss and demonstrate the robustness of our devices with respect to basic metal-oxidesemiconductor field-effect transistor (MOSFET) characteristics and SET device operation. In particular, we show that these devices exhibit only small variations of the threshold voltage from device to device, dielectrics which are robust against breakdown, and charge offset stability of the order of 0.01 e over a period of several days.
II. OPERATING PRINCIPLE OF THE DEVICE AND FABRICATION
Our devices each contain a lightly boron-doped (ptype) mesa-etched single crystal Si nanowire, n + -type source and drain, and two layers of gates; see Fig. 1 (a). The topmost gate layer, which we call the upper gate (UG), covers the entire device between the heavily doped source and drain. Applying a positive voltage to the upper gate inverts the underlying Si nanowire and provides conduction. The second gate layer, which we call the lower gates (LG), consists of three finger gates which wrap around the Si nanowire. These are denoted as LGS (closest to the source), LGC (center gate) and LGD (closest to the drain); see Fig. 1 (b) . The lower gate fingers are primarily used to locally deplete the electron gas and therefore to create electrostatically controlled tunnel barriers (LGS and LGD), or to modulate the electrostatic potential of a quantum dot (LGC).
The devices are fabricated on a 6 inch silicon-oninsulator (SOI) wafer, with doping density of about 10 entation on each facet of the nanowire.
As previously mentioned, we fabricate these devices with a fully CMOS process flow developed at the Center for Nanoscale Science and Technology (CNST) nanofabrication user facility at NIST. The fabrication process is presented in Fig. 2 . The nanowire, lower gate and upper gate lithography and etching are performed with negative tone electron beam lithography (EBL) using hydrogen silsesquioxane (HSQ) as a resist and dry etching in Cl 2 chemistry. Source and drain areas located about 10 µm away from the active device area are implanted with phosphorous at 30 keV with a dose of 10 15 cm −2 . We grow sacrificial oxide on both the nanowire and the lower gate layer in order to remove possible etch damage produced during the dry etch. Both sacrificial oxide and the gate oxide on the nanowire are grown in a tube furnace at 850
• C and 950
• C, respectively. The sacrificial oxide is removed with a short 100:1 HF dip. The lower and upper gate layers are 75 nm thick in situ phosphorousdoped poly-Si deposited by low pressure chemical vapor deposition (LPCVD) at 625
• C. Both gate layers are degenerately doped to ensure electrical conduction at low temperatures with a typical resistivity of 10-30 mΩ·cm (determined from two terminal measurement at 2.2 K). The sacrificial oxide on the lower gate and the isolation oxide between the lower gate and the upper gate are grown with rapid thermal oxidation (RTO) at 1000
• C. The final steps of the process are metallization of ohmic contacts with sputter deposited Al-1%Si and a forming gas anneal at 425
• C for 30 min.
To date, we have fabricated devices on two 6 inch wafers which we call A and B
17 ; see Fig. 2 . The main differences between the wafers are the nominal gate oxide thickness and the finger gate lengths. The SOI nanowire width and length are 70 nm and 800 nm respectively for both wafers. Each wafer contained 48 dies: 36 with two devices as in Fig. 1 on each and 12 diagnostics dies located on the diagonals of the wafer. The diagnostics dies contained conventional field-effect transistors (FET) with a 70 nm wide SOI nanowire as a channel, and test structures to measure the resistance of ohmic contacts and the resistivity of the poly-Si.
A cross-sectional SEM image produced by a focused ion beam (FIB) cut along the LGC finger (white dashed line in Fig. 1(b) ) of a finished device is shown in Fig 1(c) . The darker areas in the micrograph are Si and the gray areas are SiO 2 . The cross-sectional image shows that both poly-Si films of upper gate and lower gate layers conformally coat the layers underneath as is expected from LPCVD growth, and that the oxides are continuous, as needed for electrical isolation.
III. RESULTS AND DISCUSSION
We characterized many devices and FETs from randomly chosen dies across both wafers at room temperature and at 2.2 K. In addition, one of the devices was cooled down and measured in a dilution refrigerator to 30 mK. The summary of the electrical characterization is presented in table I. temperature and V T = 0.4 V at 2.2 K, which is in reasonable agreement with our measured values. Wafer B (25 nm gate oxide) showed uniform turn-on characteristics with V T ≈ 0 V at room temperature and a nearly equal shift in the threshold when cooled down. The diagnostic transistors on each wafer also showed similar turn-on behavior. A typical subthreshold slope for these devices was 80 mV/decade at room temperature (the ideal subthreshold slope is 60 mV/decade 19 ) with an on-off ratio of 10 4 , see inset in Fig. 3 (a) . Typical turn-off characteristics for each of the finger gates (LGS, LGC and LGD) measured at both room temperature and 2.2 K for wafer B are shown in Fig. 3 (b) . The room temperature data was taken with an upper gate voltage V UG = 1.3 V, while the low temperature data was taken with V UG = 2 V. The range for turn-off voltages, i.e. the lower gate voltage V LG at 100 pA of drain current I D , was from -1.5 V to -1 V at room temperature and -1 V to -0.5 V at 2.2 K for all measured lower gates for all devices.
We also tested the robustness of the gate oxide and the isolation oxide on wafer B. In these tests, the gate voltage was swept in steps up to ±10 V while the sourcedrain and leakage currents were simultaneously measured to the other gates and to the channel. All leakage resistances between the channel and either layer of gates or between gates were >10 GΩ up to gate voltages of ±10 V. After each gate voltage excursion, the turn-on characteristics were remeasured in order to determine if there was a change in the threshold voltage or slope. Diagnostic FETs were immune to electric fields up to 4 MV/cm (±10 V), showing no change in V T nor generation of Above, we have discussed the robustness and uniformity of devices in terms of MOSFET performance, and in the following we present device characteristics when operated in a single electron device mode. First, we discuss ease of tuning. The right hand side of Fig. 1 (b) shows a schematic of a typical measurement circuit for a device. Tuning the device to display SET oscillations took very little time, on the order of minutes, because there was very little cross capacitance between gates and each barrier was controlled by a single gate voltage. To tune a device into SET mode, we first applied a small bias voltage to the drain (of order 1 mV) and set the upper gate to a voltage (obtained from a short upper gate sweep, typically about 2 V) which gave about 1 nA of current. Next, a two dimensional sweep of V LGS and V LGD (with V LGC well above the turn-off voltage) was performed to find the voltages where each of these gates began to turn off conduction. Typically, the barrier voltages were about -0.6 V. We note that barrier resistances responded symmetrically to V LGS and V LGD . After fine tuning V LGS and V LGD , we measured SET oscillations by sweeping V LGC with the other gate voltages fixed. Coulomb oscillations of a device taken at 2.2 K are presented in Fig. 5 . The oscillations were very regular with period of 12.9 mV over an LGC gate voltage range of 1.2 V, corresponding to about 90 periods. The capacitance of LGC to the dot, extracted from the SET oscillation period, was about 12 aF. Coulomb diamond data recorded at 30 mK for the same device is shown in Fig. 6 . The charging energy and lever arm α, which converts the gate voltage to the electrostatic potential of the island U dot = αV LGC , extracted from the diamond data were 1.2 meV and 0.09, respectively. The capacitance between the dot and each of the other two lower gates (LGS and LGD) was measured relative to the LGC capacitance by following the position of a current peak when sweeping LGS (or LGD) and LGC (data not shown). The capacitance values for both LGS and LGD were about 5 aF, indicating the dot was located in the center of the device. This, together with the agreement between the measured capacitance to LGC (12 aF) and that calculated from the geometry (14 aF) gives us confidence that the dot being modulated was an intentional dot formed through electrostatic control of LGS and LGD rather than through barriers formed by defects.
As a more strict test of the quality of our fabrication we performed charge offset drift measurements on several devices. This measurement consisted of repeatedly measured Coulomb blockade oscillations at a fixed time interval over several days. Figure 7 (a) shows a typical collection of SET oscillations taken at 2.2 K and spanning the total duration of the charge offset drift measurement. To obtain charge offset drift values for each curve, a sinusoidal function of the form I drain = I 0 sin[2π(V /∆V + Q 0 /e)] was fit to the measured data. Here I 0 is the amplitude of the oscillations, V is the gate voltage and ∆V the oscillation period. The phase of the sinusoidal fit function, Q 0 , is a charge offset value for each curve. The result of this procedure is shown in Fig. 7 (b) . The devices exhibited very stable behavior with a drift in |∆Q 0 (t)| ≈ 0.01 e over 8 days of measurement. Moreover, these results rival those of similar Si devices fabricated in other foundries [10] [11] [12] . In addition, after eight days of measurement, we thermally cycled the device to room temperature. Figure 7 shows this data as well. While the thermal cycle resulted in a shift in the charge offset value of about (0.1±n) e, the level of drift observed was identical both before and after the thermal cycle. Finally, a measurement of I D vs. V LGC voltage with the same LGS, LGD, and UG voltages after the thermal cycle not only reproduced the SET oscillations at the same value V LGC with charge offset of 0.1 e, but also reproduced the aperiodic features which become prominent when the gate begins to turn off conduction (inset of Fig. 7) .
While the previous results indicate that the cleanliness of our CMOS fabrication is quite good, many devices in this first device run failed electrically by either not turning on or through an inability to turn off conduction with the lower gate fingers. This drove our yield of fully functioning (in which we were able to measure intentional Coulomb blockade) devices down to 4/34 devices measured. We have been able to identify the gross fabrication failures, by cross-sectioning devices with FIB in conjunction with the electrical results. In brief, the failure modes are the result of over-oxidation of the SOI nanowire and the LG fingers, as well as the overall amount of oxide removed in the processing. We believe further development of our process flow will ameliorate these failures.
IV. SUMMARY AND CONCLUSIONS
In summary, we have demonstrated devices which show good uniformity in electrical characteristics from device to device within a wafer and between wafers. Moreover, the devices are quite robust against dielectric breakdown up to electric fields of 4 MV/cm. Finally, and most importantly, when operated as a single electron device, these devices show very stable behavior. Taken together, these characteristics indicate a relatively clean and stable electrostatic environment throughout the fabrication process. We attribute these successes to the minimization of impurities and defects which result from our CMOS processing and material restrictions. To further improve the usefulness of these devices as current standards and quantum information devices, our next tasks include i) substantially increasing the yield, and ii) making shorter finger gates so that we can use those gates to both generate barriers and as plunger gates.
While these results indicate that a fully CMOS process pays dividends in device performance, it also complicates the fabrication. We believe that our results in terms of reliability, ease of tuning, and clean SET behavior all justify the cost of the increased complexity of fabrication.
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